• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A heat-dissipating structure is designed for use on an integrated circuit (IC) package, such as a BGA (Ball Grid Array) integrated circuit package, for heat dissipation from the integrated circuit package during operation. The heat-dissipating structure includes a heat-conductive piece having a first side and a second side, with the first side being exposed to the outside of the integrated circuit package; a buffer pad made of a heat-conductive material having an equivalent CTE as the integrated circuit chip enclosed in the integrated circuit package, the buffer pad having a first side and a second side, with the first side being attached to the second side of the heat-conductive piece; and a flexible adhesive layer having a first side attached to the second side of the buffer pad and a second side attached to the integrated circuit chip. The heat-dissipating structure allows the integrated circuit chip to be prevented from being damaged by the thermal compressive stress from the encapsulant and the tensile stress from the silver paste for adhering the integrated circuit chip to a substrate on which the integrated circuit chip is mounted, thus allowing the integrated circuit package to be made more reliable with good yield rate.
    公开号:US20010008776A1
    申请号:US09/798,397
    申请日:2001-03-02
    公开日:2001-07-19
    发明作者:Jeng Lai；Chien Huang
    申请人:Siliconware Precision Industries Co Ltd；
    IPC主号:H01L24-33
    专利说明:
    [0001] 1. Field of the Invention [0001]
    [0002] This invention relates to integrated circuit (IC) packages, and more particularly, to a heat-dissipating structure for use in an integrated circuit package, such as a BGA (Ball Grid Array) integrated circuit package, for heat dissipation from the integrated circuit package during operation. [0002]
    [0003] 2. Description of Related Art [0003]
    [0004] BGA integrated circuit packages allow the integrated circuit package to have a low profile while nevertheless incorporating a large packing density of electronic components with a high package pin count. During the operation of the integrated circuit chip, a large amount of heat can be generated due to the flowing of electricity through the electronic components on the integrated circuit chip. If this heat is not dissipated, it can cause damage to the internal circuitry of the integrated circuit chip. Therefore, it is required to provide heat-dissipating means on the integrated circuit package for heat dissipation during operation. [0004]
    [0005] Types of BGA integrated circuit packages include PBGA (Plastic BGA), CBGA (Ceramic BGA), and TBGA (Tape BGA), which are so named in terms of the material being used to form the substrate. Among them PBGA integrated circuit packages, however, are poor in heat-dissipating efficiency since plastics are poor in heat conductivity. To allow PBGA integrated circuit packages to have a high heat-dissipating efficiency, a conventional solution is to provide a heat sink or a heat slug. [0005]
    [0006] The U.S. Pat. No. 5,736,785 to Chiang et al. discloses a BGA integrated circuit package that is provided with a heat sink. FIG. 5 shows the structure of this BGA integrated circuit package. As shown, the patent utilizes a heat sink [0006] 116 which is mounted on a substrate 104 on which an integrated circuit chip 102 is mounted. The heat sink 116 is formed with a circular downwardly-protruded portion 116 a in the center thereof, which is abutted on the top side of the integrated circuit chip 102, allowing the heat produced from the integrated circuit chip 102 to be dissipated by the heat sink 116 to the atmosphere. Further, the heat sink 116 is formed with another four downwardly-protruded portions 116 c which are dimensioned with a larger depth than the protruded portion 116 a so that the entire body of the heat sink 116 can be supported on the substrate 104. The heat sink 116 is further formed with an upwardly-protruded portion 116 d which is exposed to the outside of the integrated circuit package so that the heat can be dissipated to the atmosphere.
    [0007] The use of the foregoing heat sink [0007] 116 for heat dissipation, however, has the following drawbacks. First, since the integrated circuit chip 102 is very fragile and small in size, the abutting of the heat sink 116 on the integrated circuit chip 102 would easily cause the integrated circuit chip 102 to crack during the cooling process of the encapsulate 112, or during the cooling process of the integrated circuit package after solder reflow, or during the temperature-cycle reliability test. This is because that the copper-made heat sink 116 has a significantly greater coefficient of thermal expansion (CTE) than the integrated circuit chip 102 (copper has a CTE of 18 ppm/° C., while integrated circuit chip has a CTE of 3 ppm/° C.); and therefore, during a cooling process, the heat sink 116 would cause a thermal compressive stress to the integrated circuit chip 102, thus causing the integrated circuit chip 102 to be cracked.
    [0008] Second, since the resin-made encapsulant [0008] 112 has a large CTE of about 20 ppm/° C. and encloses a large part of the active surface of the integrated circuit package (the term “active surface” refers to the surface part of the integrated circuit chip where electronic components are formed), it would also easily cause the integrated circuit chip 102 to be cracked or delaminated from the encapsulant 112 during the cooling process of the integrated circuit package.
    [0009] Third, during molding process, the existence of the downwardly-protruded portion [0009] 116 a, 116 c would cause disturbance to the resin flow, thus causing undesired forming of voids in the resulted encapsulant 112. The forming of these voids would easily cause a popcorn effect during the solder-reflow process, which might result in damage to the integrated circuit package.
    [0010] Fourth, the heat sink [0010] 116 is still considered unsatisfactorily low in heat-dissipating efficiency due to the fact that the upwardly-protruded portion 116 d is relatively small in extent compared to the overall size of the heat sink 116; and therefore, the majority of the heat would dissipate through the following path: chip→encapsulant→heat sink→encapsulant→atmosphere. Since the resin-made encapsulant 112 has a heat conductivity of just 0.8 w/m° K, The heat dissipation through this path would be undoubtedly low in efficiency.
    [0011] One solution to the foregoing problems is shown in FIG. 6. This solution is characterized in the provision of an improved heat sink [0011] 116′ which is unabutted on the integrated circuit chip 102′. This feature can prevent the resin flow during the molding process to be subjected to disturbance as well as prevent the heat sink 116′ from causing a thermal compressive stress on the integrated circuit chip 102′ during the cooling process. In addition, the heat sink 116′ is formed with a large exposed area to the atmosphere, which can help increase the heat-dissipating efficiency.
    [0012] One drawback to the forgoing solution, however, is that, since the integrated circuit chip [0012] 102′ is entirely encapsulated in the encapsulant 112′, the cooling process would nevertheless cause the encapsulant 112′ to bring a thermal compressive stress to the integrated circuit chip 102′ during the cooling process. Moreover, the heat sink 116′ is still considered unsatisfactorily low in heat-dissipating efficiency, since most of the heat from the integrated circuit chip 102′ is transferred to the heat sink 116′ via the encapsulant 112′ and the encapsulant 112′ is quite low in heat conductivity. Still moreover, the integrated circuit package shown in FIG. 6 is incapable of providing a strong mechanical strength to the integrated circuit chip 102′, making the integrated circuit chip 102′ vulnerable against the thermal compressive stress from the resin-made encapsulant 112 and the tensile stress from the silver-paste layer.
    [0013] Furthermore, the above-mentioned two BGA integrated circuit packages respectively shown in FIGS. 5 and 6 would provide a penetrating passage to allow atmospheric moisture to penetrate through the encapsulant to the integrated circuit chips enclosed therein, which may cause the integrated circuit chips to function improperly during operation. [0013] SUMMARY OF THE INVENTION
    [0014] It is therefore an objective of this invention to provide a heat-dissipating structure for integrated circuit package, which can help prevent the encapsulant to cause a large thermal compressive stress on the integrated circuit chip during the cooling process. [0014]
    [0015] It is another objective of this invention to provide a heat-dissipating structure for integrated circuit package, which can offer a larger heat-dissipating efficiency than the prior art. [0015]
    [0016] It is still another objective of this invention to provide a heat-dissipating structure for integrated circuit package, which can help increase the mechanical strength of the integrated circuit chip, so that the integrated circuit chip can be prevented from being subjected to thermal compressive stress and tensile stress resulted from the encapsulant during packaging process. [0016]
    [0017] It is yet another objective of this invention to provide a heat-dissipating structure for integrated circuit package, which has a larger exposed area to the atmosphere than the prior art so that the heat-dissipating efficiency can be increased as compared to the prior art. [0017]
    [0018] It is still yet another objective of this invention to provide a heat-dissipating structure for integrated circuit package, which can help prevent the atmospheric moisture from penetrating to integrated circuit chip enclosed in the integrated circuit package. [0018]
    [0019] In accordance with the foregoing and other objectives of this invention, a new heat-dissipating structure for integrated circuit package is provided. The heat-dissipating structure of the invention includes: (a) a heat-conductive piece having a first side and a second side, with the first side being exposed to the outside of the integrated circuit package; (b) a buffer pad made of a heat-conductive material having an equivalent CTE as the integrated circuit chip enclosed in the integrated circuit package, the buffer pad having a first side and a second side, with the first side being attached to the second side of the heat-conductive piece; and (c) a flexible adhesive layer having a first side attached to the second side of the buffer pad and a second side attached to the integrated circuit chip. [0019]
    [0020] It is a characteristic feature of the invention that the buffer pad is made of a heat-conductive material having a nearly-equal CTE as the integrated circuit chip enclosed in the integrated circuit package, such as semiconductor material, ceramics, or dielectrics. This feature allows the integrated circuit chip to be prevented from cracking due to a thermal compressive stress from the buffer pad that would otherwise occur during a cooling process performed in subsequence to a thermal process. Preferably, the buffer pad is a defective integrated circuit chip or a rejected integrated circuit chip. This allows all the defective and rejected integrated circuit chips in the reliability test to be nevertheless useful to serve as the buffer pad in the heat-dissipating structure of the invention. [0020]
    [0021] The flexible adhesive layer is made of an electrically-insulative but heat-conductive material, such as epoxy resin. To increase its heat conductivity, the epoxy resin can be mixed with ceramic powder. The total height of the heat-dissipating structure should be dimensioned in such a manner as to allow the first side of the heat-conductive piece to abut tightly against the top wall of the cavity of an encapsulating mold for encapsulating the integrated circuit chip and, to allow the heat-conductive piece and the buffer pad to be tightly abutted on each other, without the forming of any voids therebetween. This feature can prevent the resin flow used in the molding process from flashing over the exposed area of the heat-conductive piece which could affect the overall heat-dissipating efficiency of the heat-dissipating structure, since the encapsulation material is typically poor in heat conductivity. The height of the heat-dissipating structure is preferably slightly greater than the depth of the cavity of the encapsulating mold, so that during molding process, a downward pressing force can be applied to the heat-conductive piece, causing the flexible adhesive layer to be compressed, so that the interface between the heat-conductive piece and the buffer pad can be made more air-tightly. [0021] BRIEF DESCRIPTION OF DRAWINGS
    [0022] The invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein: [0022]
    [0023] FIG. 1 is a schematic sectional diagram of a first preferred embodiment of the heat-dissipating structure according to the invention; [0023]
    [0024] FIG. 2 is a schematic sectional diagram showing the mounting of the heat-dissipating structure of FIG. 1 on a BGA integrated circuit package; [0024]
    [0025] FIG. 3 is a schematic sectional diagram of a second preferred embodiment of the heat-dissipating structure according to the invention; [0025]
    [0026] FIG. 4 is a schematic sectional diagram of a third preferred embodiment of the heat-dissipating structure according to the invention; [0026]
    [0027] FIG. 5 (PRIOR ART) is a schematic sectional diagram of a conventional type of BGA integrated circuit package; and [0027]
    [0028] FIG. 6 (PRIOR ART) is a schematic sectional diagram of another conventional type of BGA integrated circuit package. [0028] DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
    [0029] First Preferred Embodiment [0029]
    [0030] A first preferred embodiment of the heat-dissipating structure according to the invention is disclosed in the following with reference to FIGS. 1 and 2; wherein FIG. 1 shows a schematic sectional view of the first preferred embodiment of the invention; and FIG. 2 shows the mounting of the heat-dissipating structure of FIG. 1 in an integrated circuit package. [0030]
    [0031] As shown in FIG. 1, the heat-dissipating structure of this embodiment includes a heat-conductive piece [0031] 4, a buffer pad 5, and a flexible adhesive layer 6. The heat-conductive piece 4 is a flat piece of a heat-conductive material such as copper, a copper alloy, aluminum, or an aluminum alloy, and having a first side 40 and a second side 41. The buffer pad 5 has a first side 50 and a second side 51, with the first side 50 being attached to the second side 41 of the heat-conductive piece 4 and the second side 51 being attached to the flexible adhesive layer 6. It is a characteristic feature of the invention that the buffer pad 5 is made of a heat-conductive material having a greater heat conductivity than the encapsulating resin and an equivalent CTE as the integrated circuit chip enclosed in the associated integrated circuit package, such as a semiconductor material, ceramics, or dielectrics. Preferably, the buffer pad 5 can be a defective integrated circuit chip or a rejected integrated circuit chip. This allows all the defective and rejected integrated circuit chips to be nevertheless useful to serve as the buffer pad 5 in the heat-dissipating structure of the invention, allowing the overall integrated circuit manufacture to be more cost-effective. In the case of the buffer pad 5 being a defective or rejected integrated circuit chip, if the heat-dissipating structure of the invention is mounted on the active surface of an integrated circuit chip (referred to as the functioning integrated circuit chip), the defective or rejected integrated circuit chip should be smaller in size than the functioning integrated circuit chip to such an extent that allows the defective or rejected integrated circuit chip not to come into electrical contact with the bonding pads on the functioning integrated circuit chip. On the other hand, if the functioning integrated circuit chip is mounted on a substrate in a flip-chip manner, since the defective or rejected integrated circuit chip is mounted on the back side of the functioning integrated circuit chip, the defective or rejected integrated circuit chip is unrestricted in size.
    [0032] The flexible adhesive layer [0032] 6 is made of an electrically-nonconductive but heat-conductive material, such as epoxy resin. To increase its heat conductivity, the epoxy resin can be mixed with ceramic powder. The flexible adhesive layer 6 has a first side 60 attached to the second side 51 of the buffer pad 5 and a second side 61 to be attached to the top surface of an integrated circuit chip where heat dissipation is desired. Details about the mounting of the heat-dissipating structure of the invention in an integrated circuit package is depicted in the following with reference to FIG. 2.
    [0033] FIG. 2 shows the mounting of the heat-dissipating structure of FIG. 1 in a BGA integrated circuit package [0033] 1. As shown, the BGA integrated circuit package 1 comprises a substrate 2 having a core layer 20. The substrate 2 can be either a two-layer structure or a single-layer structure. In the case of a two-layer structure (which is the case shown in FIG. 2), two conductive trace structures are formed on the opposite sides of the core layer 20, including a first conductive trace layer 22 on the top side of the core layer 20 and a second conductive trace layer 23 on the bottom side of the core layer 20. In the case of a single4 ayer structure (which is the so-called Tape BGA package), only the top side of the core layer is provided with a conductive trace layer. The core layer 20 can be formed from epoxy resins, polyimide resins, triazine resins, ceramics, or dielectrics, and more specifically, a bismaleimidetriazine (BT) resin is preferred. The first and second conductive trace layers 22, 23 are both made of copper, for example. The first conductive trace layer 22 is electrically connected by vias 24 formed in the core layer 20 to the second electrical-trace structure 23. Further, a plurality of solder balls 25 are bonded to the terminals of the second conductive trace layer 23.
    [0034] An integrated circuit chip [0034] 3 is securely mounted on the substrate 2 by means of a silver-paste 7. Further, the integrated circuit chip 3 is electrically connected to the first conductive trace layer 22 via a plurality of gold wires 8, which allows the integrated circuit chip 3 to be electrically connected to the solder balls 25 so that it can be functionally connected to external device such as a printed circuit board (not shown). Alternatively, the integrated circuit chip 3 can be mounted on the substrate 2 through the conventional TAB (Tape Automated Bonding) method or the conventional flip-chip method.
    [0035] The method of mounting the heat-dissipating structure of the invention on the BGA integrated circuit package [0035] 1 includes a first step of adhering the flexible adhesive layer 6 on the integrated circuit chip 3; a second step of mounting the buffer pad 5 on the flexible adhesive layer 6; and a third step of mounting the heat-conductive piece 4 on the buffer pad 5. The total height of the heat-dissipating structure, as denoted by din FIG. 1, should be dimensioned in such a manner as to allow the first side 40 of the heat-conductive piece 4 to abut tightly against the top wall of a cavity in an encapsulating mold (not shown), and also allow the heat-conductive piece 4 and the buffer pad 5 to be tightly abutted on each other, without the forming of any voids therebetween. This feature can prevent the resin flow used in the molding process from being flashed over the first side 40 of the heat-conductive piece 4. The outer appearance of the overall integrated circuit package can thus be made into good shape. The height d of the heat-dissipating structure is preferably slightly greater than the depth of the cavity of the encapsulating mold, so that during the molding process, a downward pressing force can be applied to the heat-conductive piece 4, causing the flexible adhesive layer 6 to be compressed, so that the interface between the heat-conductive piece 4 and the buffer pad 5 can be made more air-tightly.
    [0036] After the molding process is completed, the resulted encapsulant [0036] 9 encloses the integrated circuit chip 3, the buffer pad 5, and part of the heat-conductive piece 4, with the first side 40 of the heat-conductive piece 4 being exposed to the outside. The heat produced from the integrated circuit chip 3 during operation-can be dissipated through the following path: integrated circuit chip 3→flexible adhesive layer 6→buffer pad 5→heat-conductive piece 4→atmosphere. In the case of the buffer pad 5 being a defective or rejected integrated circuit chip, its heat conductivity is about 130 W/m° K, which is significantly greater than that of the resin-made encapsulant 9 (0.8 W/m° K). The heat-dissipating structure of the invention can therefore provide a higher heat-dissipating efficiency than the prior art. Moreover, since the exposed part of the heat-conductive piece 4, i.e., the first side 40 of the heat-conductive piece 4, is greater in the exposed area to the atmosphere than the prior art, the heat-dissipating efficiency is increased. Further, since the buffer pad 5 is a defective or rejected integrated circuit chip, its CTE is substantially the same as the functioning integrated circuit chip 3, and therefore, the integrated circuit chip 3 can be prevented from cracking due to a thermal compressive stress from the buffer pad 5 that would otherwise occur during a cooling process as in the case of the prior art. The flexible adhesive layer 6 can further provide a cushion effect to the integrated circuit chip 3, so that the integrated circuit chip 3 can be prevented from being damaged by the thermal compressive stress from the encapsulant 9 and the tensile stress from the silver-paste 7. This can help the BGA integrated circuit package 1 to be made more reliable.
    [0037] After the encapsulating process is completed, a solder ball-implantation process is performed to implant a plurality of solder balls [0037] 25 to the terminals of the second conductive trace layer 23. This completes the manufacture of the BGA integrated circuit package incorporating the heat-dissipating structure of the invention.
    [0038] Second Preferred Embodiment [0038]
    [0039] FIG. 3 is a schematic sectional diagram of the second preferred embodiment of the heat-dissipating structure according to the invention. [0039]
    [0040] As shown, this embodiment differs from the previous one only in that an additional flexible adhesive layer, as here designated by the reference numeral [0040] 6 a, is provided between the heat-conductive piece 4 a and the buffer pad 5 a. This provision can further help the integrated circuit chip to resist against the thermal compressive stress from the encapsulant 9 and the tensile stress from the silver paste.
    [0041] Third Preferred Embodiment [0041]
    [0042] FIG. 4 is a schematic sectional diagram of the third preferred embodiment of the heat-dissipating structure according to the invention. [0042]
    [0043] As shown, this embodiment differs from the first one only in that the heat-conductive piece, here designated by the reference numeral [0043] 4 b, is formed in such a manner as to include a flat portion 42 b and a pair of leg portions 43 b downwardly bending from the edges of the flat portion 42 b. The flat portion 42 b is attached on the buffer pad 5 b mounted on the flexible adhesive layer 6 b, while the leg portions 43 b are dimensioned in such a manner as extending beyond the flexible adhesive layer 6 b by a distance substantially equal to the height of the integrated circuit chip on which the heat-dissipating structure is to be mounted. This leg portions 43 b are mounted on the substrate 2 so as to support the entire heat-dissipating structure on the integrated circuit chip.
    [0044] The invention has been described using exemplary preferred embodiments. However, it is to be understood that the scope of the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements. [0044]
    权利要求:
    Claims (20)
    [1" id="US-20010008776-A1-CLM-00001] 1. A heat-dissipating structure for use in an integrated circuit package having an integrated circuit chip for heat dissipation from the integrated circuit chip, which comprises:
    a heat-conductive piece having a first side and a second side, with the first side being exposed to the outside of the integrated circuit package;
    a buffer pad made of a heat-conductive material having an equivalent CTE as the integrated circuit chip enclosed in the integrated circuit package, the buffer pad having a first side and a second side, with the first side being attached to the second side of the heat-conductive piece; and
    a flexible adhesive layer having a first side attached to the second side of the buffer pad and a second side attached to the integrated circuit chip.
    [2" id="US-20010008776-A1-CLM-00002] 2. The heat-dissipating structure of
    claim 1 , wherein the buffer pad is made of a material selected from the group consisting of ceramics, dielectrics and semiconductor material.
    [3" id="US-20010008776-A1-CLM-00003] 3. The heat-dissipating structure of
    claim 1 , wherein the buffer pad is a nonfunctioning integrated circuit chip.
    [4" id="US-20010008776-A1-CLM-00004] 4. The heat-dissipating structure of
    claim 1 , wherein the heat-conductive piece is made of a heat-conductive material.
    [5" id="US-20010008776-A1-CLM-00005] 5. The heat-dissipating structure of
    claim 1 , wherein the heat-conductive piece is substantially flat in shape.
    [6" id="US-20010008776-A1-CLM-00006] 6. The heat-dissipating structure of
    claim 1 , wherein the heat-conductive piece is formed with a flat portion and a leg portion downwardly bent from edges of the flat portion, with the flat portion being attached to the buffer pad and the leg portion being attached to a substrate on which the integrated circuit chip is mounted.
    [7" id="US-20010008776-A1-CLM-00007] 7. The heat-dissipating structure of
    claim 1 , further comprising:
    a second flexible adhesive layer between the heat-conductive piece and the buffer pad.
    [8" id="US-20010008776-A1-CLM-00008] 8. The heat-dissipating structure of
    claim 1 , wherein the flexible adhesive layer is made of an electrically-insulative but heat-conductive material.
    [9" id="US-20010008776-A1-CLM-00009] 9. The heat-dissipating structure of
    claim 8 , wherein the flexible adhesive layer is made of a heat-conductive polymer resin.
    [10" id="US-20010008776-A1-CLM-00010] 10. A method of manufacturing an integrated circuit package having a heat-dissipating structure, comprising the steps of:
    preparing a substrate;
    mounting an integrated circuit chip on the substrate;
    electrically interconnecting the integrated circuit chip and the substrate;
    adhere a flexible adhesive layer on the integrated circuit chip;
    mounting a buffer pad on the flexible adhesive layer, the buffer pad being made of a heat-conductive material having an equivalent CTE as the integrated circuit chip;
    mounting a heat-conductive piece over the buffer pad;
    performing a molding process to form an encapsulant which encapsulates the entire integrated circuit chip, the entire buffer pad, and part of the heat-conductive piece therein, with one side of the heat-conductive piece being exposed to the outside of the encapsulant; and
    providing external electrical connecting means to the exposed side of the substrate.
    [11" id="US-20010008776-A1-CLM-00011] 11. The method of
    claim 10 , wherein the integrated circuit chip is electrically connected to the substrate through wire bonding.
    [12" id="US-20010008776-A1-CLM-00012] 12. The method of
    claim 10 , wherein the integrated circuit chip is electrically connected to the substrate through flip-chip bonding.
    [13" id="US-20010008776-A1-CLM-00013] 13. The method of
    claim 10 , wherein the buffer pad is made of a material selected from the group consisting of ceramics, dielectrics and semiconductor material.
    [14" id="US-20010008776-A1-CLM-00014] 14. The method of
    claim 10 , wherein the buffer pad is a non-functioning integrated circuit chip.
    [15" id="US-20010008776-A1-CLM-00015] 15. A method of manufacturing an integrated circuit package having a heat-dissipating structure, comprising the steps of:
    preparing a substrate;
    mounting an integrated circuit chip on the substrate;
    electrically interconnecting the integrated circuit chip and the substrate;
    mounting a heat-dissipating structure on the integrated circuit chip, the heat-dissipating structure including:
    a heat-conductive piece having a first side and a second side, with the first side being exposed to the outside of the integrated circuit package;
    a buffer pad made of a heat-conductive material having a nearly-equal CTE as the integrated circuit chip enclosed in the integrated circuit package, the buffer pad having a first side and a second side, with the first side being attached to the second side of the heat-conductive piece; and
    a flexible adhesive layer having a first side attached to the second side of the buffer pad and a second side attached to the integrated circuit chip;
    performing a molding process to form an encapsulant which encapsulates the entire integrated circuit chip and the heat-dissipating structure, with one side of the heat-conductive piece being exposed to the outside of the encapsulant; and
    providing external electrical connecting means to the exposed side of the substrate.
    [16" id="US-20010008776-A1-CLM-00016] 16. The method of
    claim 15 , wherein the integrated circuit chip is electrically connected to the substrate through wire bonding.
    [17" id="US-20010008776-A1-CLM-00017] 17. The method of
    claim 15 , wherein the integrated circuit chip is electrically connected to the substrate through flip-chip bonding.
    [18" id="US-20010008776-A1-CLM-00018] 18. The method of
    claim 15 , wherein the buffer pad is made of a material selected from the group consisting of ceramics, dielectrics and semiconductor material.
    [19" id="US-20010008776-A1-CLM-00019] 19. The method of
    claim 15 , wherein the buffer pad is a non-functioning integrated circuit chip.
    [20" id="US-20010008776-A1-CLM-00020] 20. The method of
    claim 15 , wherein the heat-dissipating structure further comprises a second flexible adhesive layer between the heat-conductive piece and the buffer pad.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6323066B2|2001-11-27|Heat-dissipating structure for integrated circuit package
    US6956741B2|2005-10-18|Semiconductor package with heat sink
    US6984785B1|2006-01-10|Thermally enhanced cavity-down integrated circuit package
    US6800948B1|2004-10-05|Ball grid array package
    US6462405B1|2002-10-08|Semiconductor package
    US7439099B1|2008-10-21|Thin ball grid array package
    US7247934B2|2007-07-24|Multi-chip semiconductor package
    US6060778A|2000-05-09|Ball grid array package
    JP3147053B2|2001-03-19|Resin-sealed ball grid array IC package and method of manufacturing the same
    US6359341B1|2002-03-19|Ball grid array integrated circuit package structure
    US6657296B2|2003-12-02|Semicondctor package
    US7446408B2|2008-11-04|Semiconductor package with heat sink
    US6534859B1|2003-03-18|Semiconductor package having heat sink attached to pre-molded cavities and method for creating the package
    US8169067B2|2012-05-01|Low profile ball grid array | package with exposed die and method of making same
    US20070069371A1|2007-03-29|Cavity chip package
    US7344916B2|2008-03-18|Package for a semiconductor device
    US20020109219A1|2002-08-15|Semiconductor package with heat sink having air vent
    JP2006501677A|2006-01-12|Heat resistant package for block molded assemblies
    US6819565B2|2004-11-16|Cavity-down ball grid array semiconductor package with heat spreader
    US20020079570A1|2002-06-27|Semiconductor package with heat dissipating element
    US20040004281A1|2004-01-08|Semiconductor package with heat sink
    TWI324378B|2010-05-01|Method of making semiconductor package with reduced moisture sensitivity
    US20050062152A1|2005-03-24|Window ball grid array semiconductor package with substrate having opening and mehtod for fabricating the same
    US20050062155A1|2005-03-24|Window ball grid array semiconductor package and method for fabricating the same
    US20120074549A1|2012-03-29|Semiconductor device with exposed pad
    同族专利:
    公开号 | 公开日
    TW411595B|2000-11-11|
    US6236568B1|2001-05-22|
    US6323066B2|2001-11-27|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US6472762B1|2001-08-31|2002-10-29|Lsi Logic Corporation|Enhanced laminate flipchip package using a high CTE heatspreader|
    US20020195704A1|2001-06-21|2002-12-26|Vincent Chan|Multi-die module and method thereof|
    US6849940B1|2000-11-20|2005-02-01|Ati Technologies, Inc.|Integrated circuit package for the transfer of heat generated by the inte circuit and method of fabricating same|
    US20060012043A1|2004-06-30|2006-01-19|Ki-Jung Kim|Plasma display device|
    US20070063334A1|2003-08-06|2007-03-22|Rohm Co. Ltd|Semiconductor device|
    US20090218703A1|2008-02-29|2009-09-03|Soo Gil Park|Lamination Tape for Reducing Chip Warpage and Semiconductor Device Containing Such Tape|
    US20100102435A1|2008-10-28|2010-04-29|Advanced Micro Devices, Inc.|Method and apparatus for reducing semiconductor package tensile stress|
    US10714405B2|2017-11-15|2020-07-14|SK Hynix Inc.|Semiconductor packages relating to thermal redistribution patterns|US4788627A|1986-06-06|1988-11-29|Tektronix, Inc.|Heat sink device using composite metal alloy|
    US4914551A|1988-07-13|1990-04-03|International Business Machines Corporation|Electronic package with heat spreader member|
    US5015803A|1989-05-31|1991-05-14|Olin Corporation|Thermal performance package for integrated circuit chip|
    US5227663A|1989-12-19|1993-07-13|Lsi Logic Corporation|Integral dam and heat sink for semiconductor device assembly|
    US5272375A|1991-12-26|1993-12-21|E. I. Du Pont De Nemours And Company|Electronic assembly with optimum heat dissipation|
    JPH06196587A|1992-12-24|1994-07-15|Toshiba Corp|Semiconductor device|
    US5650662A|1993-08-17|1997-07-22|Edwards; Steven F.|Direct bonded heat spreader|
    US5734555A|1994-03-30|1998-03-31|Intel Corporation|Shared socket multi-chip module and/or piggyback pin grid array package|
    US5610442A|1995-03-27|1997-03-11|Lsi Logic Corporation|Semiconductor device package fabrication method and apparatus|
    US5621615A|1995-03-31|1997-04-15|Hewlett-Packard Company|Low cost, high thermal performance package for flip chips with low mechanical stress on chip|
    KR100245971B1|1995-11-30|2000-03-02|포만 제프리 엘|Heat sink assembly using adhesion promoting layer for bonding polymeric adhesive to metal and the method of making the same|
    US6008988A|1995-12-20|1999-12-28|Intel Corporation|Integrated circuit package with a heat spreader coupled to a pair of electrical devices|
    US5956576A|1996-09-13|1999-09-21|International Business Machines Corporation|Enhanced protection of semiconductors with dual surface seal|
    US5856911A|1996-11-12|1999-01-05|National Semiconductor Corporation|Attachment assembly for integrated circuits|
    US5736785A|1996-12-20|1998-04-07|Industrial Technology Research Institute|Semiconductor package for improving the capability of spreading heat|
    US5926371A|1997-04-25|1999-07-20|Advanced Micro Devices, Inc.|Heat transfer apparatus which accommodates elevational disparity across an upper surface of a surface-mounted semiconductor device|
    US5821161A|1997-05-01|1998-10-13|International Business Machines Corporation|Cast metal seal for semiconductor substrates and process thereof|
    US6091603A|1999-09-30|2000-07-18|International Business Machines Corporation|Customizable lid for improved thermal performance of modules using flip chips|JPH09306954A|1996-05-20|1997-11-28|Hitachi Ltd|Semiconductor device, mounting thereof and mounting structure|
    JP2000022044A|1998-07-02|2000-01-21|Mitsubishi Electric Corp|Semiconductor device and its manufacture|
    WO2000059036A1|1999-03-26|2000-10-05|Hitachi, Ltd.|Semiconductor module and method of mounting|
    US6784541B2|2000-01-27|2004-08-31|Hitachi, Ltd.|Semiconductor module and mounting method for same|
    US6303860B1|1999-11-30|2001-10-16|Bombardier Motor Corporation Of America|Bladder insert for encapsulant displacement|
    US6982192B1|1999-12-30|2006-01-03|Intel Corporation|High performance thermal interface curing process for organic flip chip packages|
    US6396156B1|2000-09-07|2002-05-28|Siliconware Precision Industries Co., Ltd.|Flip-chip bonding structure with stress-buffering property and method for making the same|
    TW476147B|2001-02-13|2002-02-11|Siliconware Precision Industries Co Ltd|BGA semiconductor packaging with through ventilator heat dissipation structure|
    US6486554B2|2001-03-30|2002-11-26|International Business Machines Corporation|Molded body for PBGA and chip-scale packages|
    KR100716871B1|2001-04-11|2007-05-09|앰코 테크놀로지 코리아 주식회사|Carrier frame for semiconductor package and semiconductor package using it and its manufacturing method|
    TW574750B|2001-06-04|2004-02-01|Siliconware Precision Industries Co Ltd|Semiconductor packaging member having heat dissipation plate|
    TW502422B|2001-06-07|2002-09-11|Ultra Tera Corp|Method for encapsulating thin flip-chip-type semiconductor device|
    US20030030139A1|2001-06-26|2003-02-13|Marcos Karnezos|Integral heatsink plastic ball grid array|
    US7015072B2|2001-07-11|2006-03-21|Asat Limited|Method of manufacturing an enhanced thermal dissipation integrated circuit package|
    US6734552B2|2001-07-11|2004-05-11|Asat Limited|Enhanced thermal dissipation integrated circuit package|
    US6458626B1|2001-08-03|2002-10-01|Siliconware Precision Industries Co., Ltd.|Fabricating method for semiconductor package|
    JP3907461B2|2001-12-03|2007-04-18|シャープ株式会社|Manufacturing method of semiconductor module|
    US6737298B2|2002-01-23|2004-05-18|St Assembly Test Services Ltd|Heat spreader anchoring & grounding method & thermally enhanced PBGA package using the same|
    US6790710B2|2002-01-31|2004-09-14|Asat Limited|Method of manufacturing an integrated circuit package|
    US7846778B2|2002-02-08|2010-12-07|Intel Corporation|Integrated heat spreader, heat sink or heat pipe with pre-attached phase change thermal interface material and method of making an electronic assembly|
    US20030178719A1|2002-03-22|2003-09-25|Combs Edward G.|Enhanced thermal dissipation integrated circuit package and method of manufacturing enhanced thermal dissipation integrated circuit package|
    US7473995B2|2002-03-25|2009-01-06|Intel Corporation|Integrated heat spreader, heat sink or heat pipe with pre-attached phase change thermal interface material and method of making an electronic assembly|
    US6940154B2|2002-06-24|2005-09-06|Asat Limited|Integrated circuit package and method of manufacturing the integrated circuit package|
    US6979594B1|2002-07-19|2005-12-27|Asat Ltd.|Process for manufacturing ball grid array package|
    US6800948B1|2002-07-19|2004-10-05|Asat Ltd.|Ball grid array package|
    US6987032B1|2002-07-19|2006-01-17|Asat Ltd.|Ball grid array package and process for manufacturing same|
    US6867977B2|2002-12-30|2005-03-15|Intel Corporation|Method and apparatus for protecting thermal interfaces|
    US7372151B1|2003-09-12|2008-05-13|Asat Ltd.|Ball grid array package and process for manufacturing same|
    KR100632459B1|2004-01-28|2006-10-09|삼성전자주식회사|Heat-dissipating semiconductor package and manufacturing method|
    JP3809168B2|2004-02-03|2006-08-16|株式会社東芝|Semiconductor module|
    US7091581B1|2004-06-14|2006-08-15|Asat Limited|Integrated circuit package and process for fabricating the same|
    US7411289B1|2004-06-14|2008-08-12|Asat Ltd.|Integrated circuit package with partially exposed contact pads and process for fabricating the same|
    US7254033B2|2004-08-19|2007-08-07|Behdad Jafari|Method and apparatus for heat dissipation|
    US7145232B2|2004-09-30|2006-12-05|Lsi Logic Corporation|Construction to improve thermal performance and reduce die backside warpage|
    US7719108B2|2005-01-10|2010-05-18|Lockheed Martin Corporation|Enhanced reliability semiconductor package|
    US8610262B1|2005-02-18|2013-12-17|Utac Hong Kong Limited|Ball grid array package with improved thermal characteristics|
    US20070040269A1|2005-08-22|2007-02-22|Taiwan Semiconductor Manufacturing Co., Ltd.|Thermally enhanced cavity down ball grid array package|
    EP1830167A3|2006-03-02|2010-01-20|Alps Electric Co., Ltd.|Pressure sensor having gold-silicon eutectic crystal layer interposed between contact layer and silicon substrate|
    US9713258B2|2006-04-27|2017-07-18|International Business Machines Corporation|Integrated circuit chip packaging|
    US7476570B2|2006-05-02|2009-01-13|Honeywell International Inc.|System and method of attaching an integrated circuit assembly to a printed wiring board|
    US7564681B2|2006-06-21|2009-07-21|Chien-Chang Chen|External heat dissipator detachably adapted to a heat source to force away heat generated by the heat source|
    US20080042302A1|2006-08-16|2008-02-21|Crispell Robert B|Plastic overmolded packages with molded lid attachments|
    KR100874910B1|2006-10-30|2008-12-19|삼성전자주식회사|Stacked semiconductor package having vertical heat dissipation path and manufacturing method thereof|
    KR100817073B1|2006-11-03|2008-03-26|삼성전자주식회사|Semiconductor chip stack package with reinforce member for preventing package warpage connected to pcb|
    TWI349351B|2007-04-04|2011-09-21|Siliconware Precision Industries Co Ltd|Heat-dissipating unit and semiconductor package having the same|
    US20080266786A1|2007-04-25|2008-10-30|Behdad Jafari|Method and apparatus for heat dissipation|
    TWI338938B|2007-05-11|2011-03-11|Siliconware Precision Industries Co Ltd|Heat-dissipating type semiconductor package|
    FR2932356B1|2008-06-10|2011-03-25|Airbus France|HEAT DISSIPATION SYSTEM|
    US8018072B1|2008-12-23|2011-09-13|Amkor Technology, Inc.|Semiconductor package having a heat spreader with an exposed exterion surface and a top mold gate|
    JP4881971B2|2009-03-26|2012-02-22|株式会社豊田自動織機|Semiconductor device|
    US20100327421A1|2009-06-30|2010-12-30|Stmicroelectronics Asia Pacific Pte. Ltd.|Ic package design with stress relief feature|
    US7999371B1|2010-02-09|2011-08-16|Amkor Technology, Inc.|Heat spreader package and method|
    TWI401773B|2010-05-14|2013-07-11|Chipmos Technologies Inc|Chip package device and manufacturing method thereof|
    US20120032350A1|2010-08-06|2012-02-09|Conexant Systems, Inc.|Systems and Methods for Heat Dissipation Using Thermal Conduits|
    US8581374B1|2010-10-04|2013-11-12|Marvell International Ltd.|Placing heat sink into packaging by strip formation assembly|
    JP5540036B2|2012-03-26|2014-07-02|富士フイルム株式会社|Endoscope|
    US9960099B2|2013-11-11|2018-05-01|Taiwan Semiconductor Manufacturing Co., Ltd.|Thermally conductive molding compound structure for heat dissipation in semiconductor packages|
    US10510707B2|2013-11-11|2019-12-17|Taiwan Semiconductor Manufacturing Co., Ltd.|Thermally conductive molding compound structure for heat dissipation in semiconductor packages|
    JP6290758B2|2014-09-19|2018-03-07|ルネサスエレクトロニクス株式会社|Semiconductor device|
    US20160293512A1|2015-03-31|2016-10-06|Stmicroelectronics Pte Ltd|Electronic device with dummy ic die and related methods|
    US10312186B2|2017-10-31|2019-06-04|Amkor Technology Inc.|Heat sink attached to an electronic component in a packaged device|
    法律状态:
    2005-05-27| FPAY| Fee payment|Year of fee payment: 4 |
    2009-06-08| REMI| Maintenance fee reminder mailed|
    2009-11-27| LAPS| Lapse for failure to pay maintenance fees|
    2009-12-28| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2010-01-19| FP| Expired due to failure to pay maintenance fee|Effective date: 20091127 |
    优先权:
    申请号 | 申请日 | 专利标题
    TW88104406||1999-03-20||
    TW088104406A|TW411595B|1999-03-20|1999-03-20|Heat structure for semiconductor package device|
    US09/470,066|US6236568B1|1999-03-20|1999-12-22|Heat-dissipating structure for integrated circuit package|
    US09/798,397|US6323066B2|1999-03-20|2001-03-02|Heat-dissipating structure for integrated circuit package|US09/798,397| US6323066B2|1999-03-20|2001-03-02|Heat-dissipating structure for integrated circuit package|
    [返回顶部]